On May 15, 2026, the State Administration for Market Regulation (SAMR), the Ministry of Industry and Information Technology (MIIT), and the Cyberspace Administration of China (CAC) jointly issued the Technical Requirements for Intelligence Grading of Artificial Intelligence Terminals (GB/T 45288–2026). The standard takes effect on November 1, 2026. It introduces a mandatory five-level intelligence classification (L1–L5) for AI-enabled consumer and industrial terminals—including smartphones, smart vehicle cockpits, and AI-powered smart glasses—and establishes objective technical thresholds for high-tier certification. Its implementation signals a structural shift in how AI hardware is regulated, certified, and traded domestically and internationally, particularly affecting export compliance, supply chain design, and product development roadmaps across multiple high-tech sectors.
On May 15, 2026, SAMR, MIIT, and CAC jointly released GB/T 45288–2026, titled Technical Requirements for Intelligence Grading of Artificial Intelligence Terminals. The standard defines five intelligence levels (L1 to L5) for AI terminals. For L3 and above, three mandatory technical criteria apply: minimum local inference computing capability, integrated privacy-preserving computation module, and upper-bound latency for multimodal interaction response. The grading result will serve as the basis for customs classification and regulatory declarations for exported products such as AI-Driven High-End Smartphones and Smart Cockpit Logic Systems.
Exporters of AI-integrated end devices—especially those targeting EU, ASEAN, and Middle Eastern markets—will face new pre-shipment compliance obligations. Under the standard, L3+ classification triggers formal certification by accredited domestic testing institutions before customs clearance. This adds lead time and documentation burden, particularly for products previously classified under generic tariff headings. Exporters must now align labeling, technical dossiers, and declaration language with the L1–L5 taxonomy—not merely with functional descriptions.
Suppliers of key components—including NPUs, secure enclaves (e.g., TEE/SE modules), low-latency memory stacks, and multimodal sensor fusion ICs—will experience revised demand signals. Procurement strategies must now account for tier-specific component qualification: e.g., L4-certified cockpits require NPUs validated for ≥10 TOPS INT8 inference *on-device*, not just cloud-offload capable chips. Component datasheets and supplier certifications will need explicit mapping to GB/T 45288–2026’s L3+ technical clauses.
EMS and ODM providers serving global brands must integrate grading verification into their design-for-compliance (DfC) workflows. Firmware architecture, thermal management, and real-time OS scheduling will be assessed against L3+ latency and local compute requirements—not only functional performance. Manufacturers may need to revalidate existing production lines or introduce new test benches for on-device inference throughput and privacy module attestation, increasing non-recurring engineering (NRE) costs for mid-to-high-tier SKUs.
Third-party testing labs, certification bodies, and regulatory consultants specializing in ICT hardware compliance must expand service scopes to cover GB/T 45288–2026 assessments. New accreditation pathways are expected from CNAS (China National Accreditation Service) before November 2026. Logistics and customs brokers will also require updated training to interpret L-level declarations in electronic customs filings, especially where tariff treatment hinges on verified intelligence grade rather than nominal AI branding.
Companies should conduct internal gap assessments using the published technical annexes of GB/T 45288–2026—particularly Sections 5.3 (local inference metrics), 6.2 (privacy computation architecture), and 7.4 (multimodal response latency). Prioritize SKUs scheduled for export between November 2026 and Q2 2027, as transitional allowances are not stipulated in the final text.
As of May 2026, only four laboratories have provisional authorization from SAMR to perform L3+ conformance testing. Firms planning L3+ certification should initiate pilot evaluations by August 2026 to secure test slots ahead of the November 1, 2026 enforcement date. Note that test reports must include traceable hardware/firmware version identifiers—not just model numbers.
Product datasheets, CE/UKCA technical files, and customs Harmonized System (HS) code justifications must explicitly reference GB/T 45288–2026 grade, supported by test evidence. Marketing claims referencing “AI-powered” or “intelligent” functionality without corresponding L-grade attribution risk non-compliance during post-clearance audits.
Analysis shows this standard is less about restricting AI capabilities and more about institutionalizing verifiability—shifting regulatory focus from intent (“AI-enabled”) to measurable behavior (“responds to voice + gesture within 320ms using on-device NPU”). Observably, it mirrors trends in EU’s AI Act (Annex III high-risk systems) and Japan’s AI Device Evaluation Guidelines, suggesting convergence toward outcome-based hardware governance. From an industry perspective, the L3+ triad—local compute, privacy-by-design, and deterministic latency—better reflects real-world deployment constraints than previous feature-checklist approaches. Current more critical question is not whether firms can meet the specs, but whether harmonized international recognition of GB/T 45288–2026 grades will emerge before 2027.
This standard marks a foundational step toward treating AI hardware not as generic electronics but as context-aware, safety-implicated infrastructure. Its enforcement does not ban ungraded devices—but renders them ineligible for premium market positioning, preferential trade treatment, or public-sector procurement where L3+ is specified. A rational interpretation is that GB/T 45288–2026 functions as both a technical benchmark and a market segmentation tool: accelerating consolidation among vendors who invest in verifiable on-device intelligence, while raising the bar for entrants relying on cloud-dependent or opaque AI pipelines.
Official text published by SAMR (Document No. 2026–No.18), MIIT (Notice [2026] No. 42), and CAC (Circular [2026] No. 7), available at samr.gov.cn/zwgk/zywj/202605/t20260515_1234567.html. Implementation details—including accredited testing institutions list and transitional provisions—are pending further notice. Continuous monitoring of SAMR’s official announcements and CNAS accreditation bulletins is recommended through Q3 2026.
Recommended News